NXP Semiconductors /LPC5410x /MRT /MODCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MODCFG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0NOC0NOB0RESERVED0 (HARDWARE_STATUS_MODE)MULTITASK

MULTITASK=HARDWARE_STATUS_MODE

Description

Module Configuration register. This register provides information about this particular MRT instance, and allows choosing an overall mode for the idle channel feature.

Fields

NOC

Identifies the number of channels in this MRT.

NOB

Identifies the number of timer bits in this MRT.

RESERVED

Reserved. Read value is undefined, only zero should be written.

MULTITASK

Selects the operating mode for the INUSE flags and the IDLE_CH register. See Idle channel register (IDLE_CH) for details.

0 (HARDWARE_STATUS_MODE): Hardware status mode. In this mode, the INUSE(n) flags for all channels are reset.

1 (MULTI_TASK_MODE): Multi-task mode.

Links

()